

Supplementary Information

SAT-Attack Resistant Hardware Obfuscation using Camouflaged Two-Dimensional Heterostructure Devices

Akshay Wali¹, Andrew Arnold¹, Shamik Kundu², Soumyadeep Chowdhury², Kanad Basu² and

Saptarshi Das^{3,4,5,}*

¹Department of Electrical Engineering, Pennsylvania State University, University Park, PA 16802, USA

²Department of Electrical and Computer Engineering, University of Texas at Dallas, Richardson, TX 75080, USA


³Department of Engineering Science and Mechanics, Pennsylvania State University, University Park, PA 16802, USA

⁴Department of Materials Science and Engineering, Pennsylvania State University, University Park, PA 16802, USA

⁵Materials Research Institute, Pennsylvania State University, University Park, PA 16802, USA


Supplementary Information 1

Evolution of optical images of $\text{WO}_{3-y}/\text{WSe}_2$ hetero-stacks of two different thicknesses as a function of the plasma exposure time and corresponding correlation coefficients (CC) between the binarized images. The CC values close to '1' indicate perfect similarity between the images.




Supplementary Information 2

Tunability in a) diode turn-on voltage and b) reverse saturation current using V_{BG} for thin and thick $\text{WO}_{3-y}/\text{WSe}_2$ stacks.



Supplementary Information 3


The evolution of the transfer characteristics for 30 nm and 59 nm thick WSe₂ flakes as a function of the plasma exposure times.



9

Supplementary Information 4


The relative strength of electron and hole conduction in various TMO/TMD hetero-stacks pre- and post-plasma exposure.




Supplementary Information 5

Gated camouflaged resistors.

WO_{3-y}/WSe₂
Camouflaged
Resistor
V_{BG} @ 5V



WO_{3-y}/WSe₂
Camouflaged
Resistor
V_{BG} @ 10V



WO_{3-y}/WSe₂
Camouflaged
Resistor
V_{BG} @ 15V

