

Table of content

- S1. Fabrication of MoS₂/hBN/FLG float gate transistor with Cr top contact or lithium intercalated 1T-Li_xMoS₂ edge contact
- S2. Thickness, Raman of the MoS₂/hBN/FLG vdW heterostructure
- S3. Memory window of the edge contacted flash memory device
- S4. Photoluminescence (PL) evaluation of patterned lithium intercalation in MoS₂ for 1T-Li_xMoS₂ edge contact
- S5. Waveform of applied voltage pulses
- S6. Energy band alignment across the heterostructure and tunneling current test**
- S7. Estimation of the gate coupling ratio (GCR) in devices
- S8. Theoretical calculations of carrier ultrafast tunneling based on FN model.
- S9. Thickness evaluation of the paired memory cell
- S10. P/E heatmaps of four other edge contacted flash memories
- S11. Optical images of typical devices, and thickness statistics for MoS₂ and hBN in all fabricated devices
- S12. Determination of defects concentration in contact affected area
- S13. Gate modulated Schottky barrier in top or edge contacted MoS₂ transistors**
- S14. Comparison of the P/E performance of edge contact memory cells with and without overlap between float gate and 1T contact**
- S15. Temperature dependent retention characteristics of edge contacted flash memory**
- S16. Endurance lifetime as Single-Level Cell (SLC)
- S17. Post-cycling data retention at different field temperature
- S18. The evaluation of the electric field dependent time to breakdown for memory cell**
- S19. Realization of Quadruple-Level Cell (QLC)
- Table S1. State of art performance of 2D flash memory compared to silicon flash
- Table S2. State of art performance of 2D flash memory compared to commercial flash**

S1. Fabrication of MoS₂/hBN/FLG float gate transistor with Cr top contact or 1T-Li_xMoS₂ edge contact

Fabrication process for single devices. Firstly, few-layer graphene, hBN and MoS₂ nanosheets were mechanically exfoliated from their single crystals (Shanghai Angwei Technology Co., Ltd) with the help of tape (Scotch). Then, the obtained few-layer graphene (FLG) nanosheets were transferred onto the highly doped p-type silicon substrates with 300 nm SiO₂ that were cleaned by three-minute oxygen plasma in advance. After that, hBN and MoS₂ nanosheets were transferred to the top of FLG successively by dry transfer method with the help of PDMS (polydimethyl siloxane). As PDMS residues were sticky, the annealing process would be carried out to remove the residues and obtain a clean interface after the dry transfer was finished¹. Next, PMMA (polymethyl methacrylate) was spin coated onto the fabricated heterostructures followed with electrodes patterning by electron beam lithography (EBL). Finally, Cr/Au (10 nm/40 nm) electrodes were fabricated by thermal evaporation and lift-off steps for traditional top Cr contacted devices. For edge contacted devices, the heterostructures were immersed in 3 ml of n-butyl lithium (n-BuLi, Aladdin) in a sealed container at room temperature in a glovebox. Lithium intercalation into the interface between MoS₂ and hBN layer should be avoided. After soaking in the n-BuLi for 2.5 hours, the samples were washed with hexane to remove excess n-BuLi. The sample was evaluated by Raman and Photoluminescence (PL) to confirm the phase transition before depositing metal contact.

Fabrication process for paired devices. After the obtained few-layer graphene (FLG) nanosheets were transferred onto the highly doped p-type silicon substrates with 300 nm SiO₂, Ar plasma etching was used to create two separate FLG flakes with identical shape and area. And then hBN and MoS₂ nanosheets were transferred to the top of the separate FLG flakes successively by dry transfer method with the help of PDMS. Other processes were the same as above. (Detailed process was shown in **Figure S1-2**)




Figure S1-1. Fabrication process for the MoS₂/hBN/FLG float gate transistor with traditional top contact or 1T-Li_xMoS₂ edge contact




Figure S1-2. Fabrication process for paired MoS₂/hBN/FLG float gate memory cells with distinct contact configuration.

S2. Thickness, Raman of the MoS₂/hBN/FLG vdW heterostructure




Figure S2-1. Thickness of MoS₂ and hBN flakes in the vdW heterostructure. **a**, Optical microscope image of the MoS₂/hBN/FLG vdW heterostructure. The boundaries of MoS₂, hBN and FLG are marked by blue, white and orange dashed lines, respectively. The scale bar is 5 μm. **b**, The determined thickness of MoS₂ and hBN are 2.56 and 14.8 nm, respectively, according to step height measurement with atomic force microscopy.




Figure S2-2. Raman spectra of the FLG/hBN/MoS₂ heterostructure. The two typical Raman shifts of MoS₂ E_{2g}¹ and A_{1g} are at 382 and 407 cm⁻¹, respectively. The hBN E_{2g} peak is at 1366 cm⁻¹, and the few-layer graphene G peak is at 1590 cm⁻¹ and 2D peak at 2700 cm⁻¹.

S3. Memory window of the edge contacted flash memory device




Figure S3. Memory window of the edge contacted flash memory device. **a**, Structure diagram of the edge contacted flash memory device. **b**, The comparison of hysteresis window when sweeping V_{CG} and V_{FG} . Almost no hysteresis is observed when sweeping V_{FG} , while a large memory window can be obtained by sweeping V_{CG} , which confirms the origin of memory states by charge trapping in float gate rather than defect states in semiconductor or dielectric. The supporting transfer curves when dual-sweeping V_{FG} and V_{CG} in different ranges are displayed in **c** and **e**, respectively. **d** and **f** show the same results with current axis in logarithmic scale to indicate the high ON/OFF ratio of present memory cell.

S4. Photoluminescence (PL) evaluation of patterned lithium intercalation in MoS₂ for 1T-Li_xMoS₂ edge contact




Figure S4. Photoluminescence (PL) evaluation of patterned lithium intercalation in MoS₂ for 1T edge contact. **a**, Optical microscope image of the heterostructure after n-BuLi intercalation. The two rectangular windows were firstly patterned by EBL and then exposed to n-BuLi solution. **b**, A spatial mapping of PL intensity (645–695 nm) at chosen patterned area in **a**. **c**, **d** are respectively the PL and Raman spectra taken at selected spots in **b**. The extinction of PL intensity at ~1.8 and 1.95 eV and the appearance of additional Raman shift at 154 cm⁻¹ (J₁), 224 cm⁻¹ (J₂) and 327 cm⁻¹ (J₃) indicated the transformation to metallic 1T-Li_xMoS₂.

S5. Waveform of applied voltage pulses

To probe the pulse waveforms directly applied to the devices, we had performed direct measurement of waveform by placing the passive probe of the microscope to the contact probe of Lakeshore probe station. **Figure S5-1a** shows the adopted experimental setup, following Ref.². In order to increase the reliability of the contact, the two probes are contacted to the metal indium (red dash line region), which resembles the case of connecting probe to back-Si control gate.

Through this method, a series of pulses with different amplitudes (± 5 V, ± 10 V, ± 15 V and ± 20 V) and different pulse widths (10 ns, 20 ns, 50 ns, 100 ns and 200 ns) are measured, in which the input impedance for oscilloscope is set at a high impedance of $1\text{M}\Omega$ to resemble the case of signal coupling to high impedance gate terminal of the device. The observed voltage waveform is slightly distorted from the direct measurement by microscope due to the reflectance of applied pulse at the interface of $50\ \Omega$ transfer line cable and the $1\text{M}\Omega$ load. **Figure S5-1b~d** summarized the measured amplitude and duration versus the set value. The pulse generator could certainly generate voltage pulses up to 20 V and feed them into the gate terminal of device with accurate amplitude and pulse width. And the detailed waveforms we obtained are shown in the **Figure S5-2**.




Figure S5-1. Experimental setup that probes the waveform in probe station and summary of measured pulse amplitude and width.




Figure S5-2. Obtained pulse waveforms with different amplitudes and widths

S6. Energy band alignment across the heterostructure and tunneling current test




Figure S6-1. Flat band alignment of the vdW heterostructure with 1T- Li_xMoS_2 edge contact.

a, Optical image of an edge contacted flash memory cell. **b**, The diagram of energy band alignment in the flash memory cell in flat band condition. For a certain material, X represents the electron affinity, E_g is the band gap, E_f is the Fermi level and W is the work function.

To determine the carrier tunneling under different control gate operation, we measured the gate modulated tunneling current in MoS₂/hBN/FLG vdW heterostructure, as show in **Figure S6-2a**. The tunneling currents under $V_{CG}=0$ V and $V_{CG}=\pm 30$ V were measured in the same structure, and showed no dependence on the V_{CG} bias (**Figure S6-2b**), which means the tunneling could not be tuned by control gate. The phenomenon indicates that charge tunneling across the junction occurs by carriers from MoS₂ side, which is not tuned by bottom gate. As shown in **Figure S6-2c**, the hole tunneling from MoS₂ to Gr is responsible for the program operation and the electron tunneling from MoS₂ to Gr is responsible for the erase operation of the memory cell.




Figure S6-2. Gate modulated tunneling current in MoS₂/hBN/graphene vdW heterostructure. (a) Optical image and the corresponding structure diagram for gate modulated tunneling current test. Tunneling current shows no dependence on the bias direction to control gate (b), and the corresponding band alignment (c) indicates that charge tunneling is from MoS₂ side.




Figure S6-3. Band alignment and tunneling current of 1T-Li_xMoS₂/hBN/Graphene, and 2H MoS₂/hBN/graphene. Holes tunneling from 1T-Li_xMoS₂ through hBN has higher energy barrier (**a,b**) and lower current (**c**) than from the conduction band (CB) or valance band (VB) of 2H-MoS₂ at the negative bias to graphene layer due to the presence of band offset between 1T-Li_xMoS₂ and 2H-MoS₂.




Figure S6-4. Comparison of the transient tunneling current of memory cells with edge and top contact. **a**, The schematic diagram of the transient tunneling current test. **b**, The demonstration of the transient voltage applied and current monitored. The vertical voltage is applied within 1 ms and the monitor of the corresponding tunneling is also finished, and the comparison of tunneling current density are normalized according to the device area (**c**).

A symmetric heterostructure of edge-MoS₂/hBN/MoS₂-top was constructed to support the speed enhancement effect of edge contact. It is apparent in the following **Figure S6-5** that the device exhibit highly asymmetric P/E speed. The memory cell can be programmed within 100 ns, but can be only erased with >100 ms pulses. Such highly asymmetric P/E behavior in the symmetric heterostructure with only contact difference indicated the critical role of contact mode. The result can be properly understood using hot hole injection via the highly tunable edge contact, since the injection via top contacted 2H-MoS₂ is significantly impeded by the access region from metal contact




Figure S6-5. Edge contacted flash memory with MoS₂ as the float gate. **a**, Configuration of the memory. **b**, Energy band diagram of the memory under program (left)/erase (right) operation. **c** and **d** reveal the program and erase performance when varying the width for applied V_{CG} pulse (-14 V for program, and 14 V for erase). The reference states (state-1 in **a** and state-0 in **b**) were set by initializing voltage pulses with 100 ms width. Compared with the program operation speed (100 ns), the erase operation speed (>100 ms) is slower.

S7. Estimation of the gate coupling ratio (GCR) in devices

The gate coupling ratio describes the capacitance couple between control gate and float gate, and is important to efficient charge tunneling in device. To obtain the reliable GCR of present flash memory cells, we adopted two different approaches based on capacitance estimation or measured subthreshold swing (SS) in transistor via FG or CG, both of which reach similar GCR value~0.9 in our experiment.

Capacitance approach:




Figure S7-1. Estimation of GCR from capacitive coupling area. **a**, Structure of the memory. **b**, Illustration of capacitance coupling in the memory, in which C_{hBN} and C_{SiO_2} are the capacitance of MoS₂/hBN/FLG and FG/SiO₂/p⁺⁺-Si capacitors, respectively.

Using the area of floating gate and transistor channel, GCR can be directly estimated if the thickness of dielectric layer is known. **Figure S7-1** illustrates the capacitance coupling in present device configuration. Based on the total capacitance C_{total} from serial connection of SiO₂ and hBN dielectric layer:

$$\frac{1}{C_{total}} = \frac{1}{C_{hBN}} + \frac{1}{C_{SiO_2}} \quad (1)$$

The GCR is written as:

$$\alpha = \frac{V_{FG}}{V_{CG}} = \frac{Q/C_{hBN}}{Q/C_{total}} = \frac{C_{total}}{C_{hBN}} = \frac{C_{SiO_2}}{C_{hBN} + C_{SiO_2}} \quad (2)$$

Where C_{hBN} and C_{SiO_2} are capacitance of MoS₂/hBN/FLG, FG/SiO₂/p⁺⁺-Si capacitors, respectively, Q is the charge stored in the series capacitor circuit. Using $C = \epsilon\epsilon_0 A/t$, equation (2) is further transformed into:

$$\alpha = \left(1 + \frac{\epsilon_{hBN} \cdot A_{hBN} \cdot t_{SiO_2}}{\epsilon_{SiO_2} \cdot A_{SiO_2} \cdot t_{hBN}} \right)^{-1} \quad (3)$$

where ϵ_{hBN} and ϵ_{SiO_2} are the permittivity of hBN and SiO₂, respectively, A_{hBN} and A_{SiO_2} are the overlap area of MoS₂/hBN/FLG, FG/SiO₂/p⁺⁺-Si capacitors, respectively, t_{hBN} and t_{SiO_2} are the thickness of hBN flake and SiO₂ layer, respectively. Notably, the float gate is extended by metal contact and has larger area than the transistor channel and FLG, which makes $A_{hBN} \ll A_{SiO_2}$ (see **Table S7-1**). Thus, our flash memory cells tend to have GCR factors near unity.

Subthreshold swing approach:

The SS value in transistor reflects the coupling between transistor channel and gate modulation, and is influenced by the gate capacitance and the present of interface defects. With a common transistor channel, GCR value can be estimated by comparing the observed SS under FG and CG regulation.

Experimentally, the values of the (SS) were calculated in the thermionic regimes of the transfer curves according to:

$$SS = \left[\frac{d \log(I_{ds})}{dV_G} \right]^{-1} \quad (4)$$

where I_{ds} is the channel current measured in the thermionic regime, V_G is the applied gate bias.

When there is no Fowler-Nordheim tunneling taking place, the voltage applied on the control gate is portionally coupled to the floating gate, so the gate coupling ratio can be estimated from the subthreshold swing in floating-gate transfer curves and control gate transfer curves from Equation (5):

$$SS_{FG} = \left[\frac{d \log(I_{ds})}{dV_{FG}} \right]^{-1} = \left[\frac{d \log(I_{ds})}{d(\alpha \cdot V_{CG})} \right]^{-1} = \alpha \cdot SS_{CG} \quad (5)$$

where SS_{FG} and SS_{CG} are subthreshold swings in floating-gate transfer curves and control gate transfer curves, respectively, V_{FG} and V_{CG} are the applied floating gate voltage and control voltage, respectively, I_{ds} is the channel current measured when V_{ds} is fixed at 0.1 V. **Figure S7-2** shows the transfer curves of different flash memory devices under regulation of floating gate and control gate. The maximum FG sweeping voltage of each device are chosen at small value to avoid tunneling occurring, and the SS_{FG} and SS_{CG} are extracted at a consistent current range of each device.

The calculated gate coupling ratios were presented in the **Table S7-1**. The estimation based on capacitance or subthreshold swing approach yield similar values ~0.9.




Figure S7-2. Estimation of GCR from subthreshold swing approach for four different devices. **a, b, c, d:** PMBG1#, PMBG2#, PMBG5# and MBG1#, respectively. Identical gate modulation and peak SS value is obtained from the transfer curves measured when varying V_{FG} or V_{CG} , indicating high GCR for all devices.

Table S7-1. Comparison of the determined GCR in several devices using area or subthreshold swing approach.

Device	SS_{FG} (mV/dec)	SS_{CG} (mV/dec)	α_{ss}	A_{hBN} (μm^2)	t_{hBN} (nm)	A_{SiO2} (μm^2)	t_{SiO2} (nm)	α_A
PMBG 1#	130	140	0.93	136	14.5	19250	300	0.89
PMBG 2#	287	310	0.92	70.5	11.3	15623	300	0.91
PMBG 5#	145	155	0.94	167	12.8	16080	300	0.83
MBG 1#	116	121	0.96	125	10.1	19256	300	0.86

S8. Theoretical relation between operation voltage and speed

Based on the Wentzel–Kramers–Brillouin (WKB) approximation, we calculated the theoretical relationship between operation voltage and speed at different conditions with reference to the method of Ref.³

The relationship between the operation time and pulse voltage with changing tunneling barrier from 1.0 eV to 3.0 eV are plotted in **Figure S8a** and **b**, from which we know that the tunneling barrier height dramatically influences the operation speed for flash memory. Larger electric stress also makes it easier to achieve fast operation speed. Based on the calculation and the operation performance of our ultrafast memory cell, the relation between carrier density and pulse width under different operation voltage is simulated in **Figure S8b**, **d**. After extract the tunneling barrier of hole ($\varphi_h = 2.0$ eV) and electron ($\varphi_e = 2.8$ eV) from **Figure S6**, our result show the completely programming (erasing) could be achieved by a 10 ns (100 ns) pulse with the pulse amplitude of 15 V, which is in line with the experimental.




Figure S8. Theoretical calculations of carrier ultrafast tunneling based on FN model. Theoretical relationship between the operation pulse width and voltage are calculated under different tunneling barrier height (**a** for programming and **c** for erasing). m^* is the carrier effective mass, which is $0.47m_0$ for hole and $0.26m_0$ for electron. **b**, **d**, The calculated carrier density in the floating gate layer during operation under different pulse voltage amplitude (**b** for programming and **d** for erasing), the tunneling barrier of hole/electron is 2.0/2.8 eV.

S9. Thickness evaluation of the paired memory cell




Figure S9. Thickness characteristics of the paired FLG/hBN/MoS₂ heterostructure. **a**, Optical microscope image of the paired FLG/hBN/MoS₂ memory cells. The boundaries of FLG, hBN and MoS₂ are marked by yellow, white and green dashed lines, respectively. The scale bar is 5 μm. **b**, Thickness of MoS₂ (blue), hBN (red) and FLG (yellow) respectively.

S10. P/E heatmaps of 5 other edge contacted flash memories




Figure S10. The P/E heatmaps of other edge contacted flash memory devices under variable pulse amplitudes and durations. a, b, c, d, e, The heatmaps of ON/OFF ratio distribution with respect to pulse width and field strength. The operation voltage V_{CG} on the upper axis corresponds to the electric field E_{hBN} on the lower axis, and t_{hBN} is the thickness of hBN in the devices.

S11. Optical images of typical devices, and thickness statistics for MoS₂ and hBN in all fabricated devices











Thickness of hBN and MoS ₂ for top and edge contacted devices in main test.				
PMBG2# hBN: 11.0 nm MoS ₂ : 4.7 nm	PMBG3# hBN: 9.7 nm MoS ₂ : 4.7 nm	PMBG4# hBN: 9.3 nm MoS ₂ : 1.9 nm	PMBG5# hBN: 9.7 nm MoS ₂ : 7.2 nm	PMBG6# hBN: 12.3 nm MoS ₂ : 3.6 nm
				
PMBG7# hBN: 9.9nm MoS ₂ : 1.8 nm	PMBG19# hBN: 12.8 nm MoS ₂ : 2.9 nm	MBG1# hBN: 10.1 nm MoS ₂ : 1.7 nm	MBG2# hBN: 10.5 nm MoS ₂ : 5.0 nm	MBG3# hBN: 9.6 nm MoS ₂ : 2.44 nm
				

Figure S11-1. Thickness of hBN and MoS₂ for different top and edge contacted devices appeared in main text and their optical microscope images.




Figure S11-2. Thickness statistics of hBN and MoS₂ in all fabricated flash memory devices displayed in Figure 2c and d. All the thickness statistics are in line with the normal distribution: $t_{\text{hBN}} \sim N(11.05, 4.48)$ and $t_{\text{MoS}_2} \sim N(3.53, 2.57)$ for top contact cells, $t_{\text{hBN}} \sim N(12.05, 5.88)$ and $t_{\text{MoS}_2} \sim N(4.36, 3.74)$ for edge contact cells, respectively.

S12. Determination of defects concentration in device

To further characterize the defect concentration in devices with edge and conventional top contact, we use the high-low frequency method based on the measured capacitance-voltage (C-V) characteristic in the frequency range of 4 kHz to 100 kHz.^{4, 5} The experimentally measured capacitance per unit area C'_p is consisted of:

$$C'_p = \left(\frac{1}{C'_{S_MoS2} + C'_{it}} + \frac{1}{C'_g} \right)^{-1} \quad (6)$$

Where C'_{S_MoS2} is the semiconductor capacitance of MoS₂, C'_{it} is the capacitance of traps and C'_g is the geometric capacitance related to hBN layer and the vdW gap, all the capacitance are normalized by area. Since the interface traps tend to response slowly compared to C'_{S_MoS2} and C'_g , the interface trap density D_{it} can be estimated by:

$$qD_{it} = \left[\left(\frac{1}{C_{LF}} - \frac{1}{C_{hBN}} \right)^{-1} - \left(\frac{1}{C_{HF}} - \frac{1}{C_{hBN}} \right)^{-1} \right] \quad (7)$$

Where C_{LF} and C_{HF} are respectively the areal capacitance at low (4 kHz) and high (100 kHz) frequency limit, and q the elementary charge. In our structure, the geometric capacitor C'_g is comprised of C'_{hBN} and C'_{in} , corresponding to the geometric capacitance of hBN and the interlayer capacitance, as described by $C'_g = (1/C'_{hBN} + 1/C'_{in})^{-1}$, where $C'_{in} \sim 25.3 \mu F/cm^2$ obtained from Ref.⁵, and C'_{hBN} is calculated according to its thickness. Because C'_{in} is significantly larger than C'_{hBN} , it can be neglected in calculation without influencing the result.

Figure 3c displays the measured C-V characteristics of both devices. The apparent decrease of C'_p when increasing frequency reflects the effect of trap states. To properly compare the trap distribution, we firstly extracted the flat band potential according to Mott-Schottky plot in **Figure S12-1a** and **c**. Based on equation (7), the energy distribution of trap density is determined and shown in **Figure S12-1b** and **d**. By integrating the trap density over the measured voltage range, the trap density for edge and top contacted memory cell were determined to be $0.8 \times 10^{12} \text{ cm}^{-2}$ and $2.1 \times 10^{13} \text{ cm}^{-2}$.




Figure S12-1. Determination of trap density in edge and top contacted memory cells using C-V characteristics. Mott-Schottky plot and extracted trap density using high-low frequency method for edge (a, b) and top contacted memory cell (c, d).

Sources of high trap density under Cr contact

Electron beam irradiation effect. In addition to metal induced gap states (MIGS), we attribute the high trap density under contact to the vulnerable lattice of 2D MoS₂ to electron beam irradiation and metal evaporation during device fabrication^{6, 7}. Measurement of spatial resolved photoluminescence spectra in device supported that the irradiation by electron beam could induce traps in pattern contact area. As indicated in **Figure S12-2**, if compared to the channel area without irradiation, the PL spectra at the defined contact area exhibit shift of peak position and decrease of intensity, which suggests the increase of trap density.




Figure S12-2. Electron beam effect on defect generation under Cr top contact. **a**, Optical microscope image of the vdW MoS₂/hBN/FLG heterostructure. MoS₂ flake is marked by blue dashed lines, and the irradiation area is marked by green dashed lines. **b**, The PL spectrum at the selected pots in **a**. The inset shows the PL mapping image (655–685 nm) of the MoS₂ flake in **a**. The blue pot for the MoS₂ with electron beam irradiation, and red pot for without irradiation.

Electrode deposition. During the fabrication of metal contacts by thermal evaporation, the impinging metal atoms inevitably takes damage to the MoS₂ under the electrodes^{8, 9}, which is reported to be an obvious source of defects in devices based on two dimensional materials. According to the cross-section transmission electron microscope (TEM) study, as shown in **Figure S12-3**, we also found notable layer broken and defects were presented in MoS₂ under the electrode region, while a comparative high-quality MoS₂ interface could be seen in the channel region.

In brief, during the fabrication of Cr contact using EBL processes, defects are generated under the contact area from both electron beam irradiation and electrode deposition processes. In comparison, the impact of these defects is avoided by transforming the affected area into a metallic 1T phase.




Figure S12-3. TEM characterization for MoS₂/hBN/FLG vdW heterostructure. **a**, Cross sectional piece structure carved by focused ion beam (FIB) of the Cr top contacted flash memory device. **b**, **c**, The cross-section TEM images of the MoS₂/hBN/FLG heterostructure under the deposited Cr/Au electrode and in the channel area (labeled in **a**).

S13. Gate modulated Schottky barrier in top or edge contacted MoS₂ transistors

Temperature-dependent transfer curves under the regulation by V_{FG} were measured to compare the effective Schottky barrier height of the top and edge contacted devices, as shown in **Figure S13-1a, b**. The effective barrier height ϕ_{SB}^e is extracted by the following thermionic emission equation¹⁰:

$$I_{ds} = AT^2 \exp\left(\frac{q\phi_{SB}^e}{kT}\right) \left[1 - \exp\left(\frac{qV_{ds}}{kT}\right)\right] \quad (8)$$

where I_{ds} is the current through the channel, A is the Richardson's constant, T is the temperature, q is the charge of electron, V_{ds} is the voltage applied on drain electrode, k is the Boltzmann constant. **Figure S13-1c, d** displays the fitting to experimental results for top contacted and edge contacted memory cell when varying V_{FG} , from what the gate tunable Schottky barrier is further extracted in **Figure S13-2**.




Figure S13-1. Comparison of temperature-dependent transfer curves with floating gate in device MBG1# and PMBG8# and the Arrhenius fitting curves for the extraction of Schottky barrier height. a, b, The transfer curves of the top/edge contacted flash memory devices while the temperature changes from 80 K to 330 K with a step of 25 K. **c, d,** Arrhenius fitting curves at different floating gate voltages in device MBG1# and PMBG8#, respectively.




Figure S13-2. The extracted effective barrier height (Φ_{SB}^e) as a function of applied floating gate voltages for top contact and edge devices, and the FLP factor was extracted.

S14. Comparison of the P/E performance of edge contact memory cells with and without overlap between float gate and 1T contact




Figure S14. Comparison of the P/E performance of memory cells with and without overlap between float gate and 1T contact. (a, b), Optical microscope image (a) and schematic illustration (b) of the paired memory cells on the same vdW heterostructure. (c, d), Transfer curves under floating gate (c) and control gate (d) modulation. (e, f), Map of the attained ON/OFF ratio of memory under different voltage pulse conditions when changing both the amplitude and pulse width: 1T edge contact with overlap region (e) and without overlap region (f)

S15. Temperature dependent retention characteristics of edge contacted flash memory

To properly evaluate the retention lifetime of our memory cell, Arrhenius plot method was used. The V_{th} drift with time for on and off states after program and erase were measured to first determine the acceleration ratio at varied temperature. **Figure S15a** displays the V_{th} drift at different temperatures. The retention lifetime is considered as when the extrapolation of V_{th} of state-0 and state-1 crosses. Based on the temperature dependent retention lifetime (**Figure S15c**), we determined an activation energy $E_a=1.95$ eV for present memory cell, according to the fitting to experimental data using the Arrhenius equation¹¹:

$$t_T = t_R \exp\left(\frac{E_a}{kT}\right) \quad (9)$$

where t_T is the retention lifetime at field temperature retention, t_R is the reference retention time corresponding to the infinite temperature, E_a is the activation energy, k is Boltzmann's constant, T is the field temperature. We plotted a fitting curve and back calculated the critical field temperature of 78.6 °C for 10-year retention.in **Figure S15c**.

According to the activation energy we extracted, the data retention time at low temperature could be calculated follows the acceleration function¹²:

$$AR = \frac{t_L}{t_H} = \exp\left[\frac{E_a}{k}\left(\frac{1}{T_L} - \frac{1}{T_H}\right)\right] \quad (10)$$

where AR is the acceleration ratio, T_L and T_H are the application temperature (usually at low temperatures) and accelerated bake stress temperature (usually at high temperatures). The acceleration ratio for room temperature (RT) under different temperature is calculated in **Figure S15d**.




Figure S15. Temperature-dependent retention performance and the extraction of activation energy by Arrhenius plot method. a, Retention performance at five different temperatures (55, 85, 105, 125, 145 °C) for edge contacted flash memory device PMBG17#. **b,** Retention-failure evaluation of the device from the V_{th} at different temperatures. **c,** Arrhenius fitting and extrapolation for the retention lifetime. **d,** The calculated acceleration ratio under different temperature.

S16. Endurance lifetime as Single-Level Cell (SLC)

Comparison of endurance between edge and top contacted memory cell




Figure S16-1. Endurance performances of paired memory cells. Compared to edge contacted memory cell (a, b), top contacted memory cell (c) working at same operation voltage requires longer pulse duration to reach the same on/off ratio, and results in low endurance lifetime $\sim 10^4$ to 10^5 cycles. For edge contacted memory cell, the memory states at first 1.5k cycles were read after each P/E operation, it is then switched to periodic reading for endurance lifetime $>10^4$ cycles.




Figure S16-2. Endurance performance of additional edge contacted flash memory cells (as SLC): a, PMBG4#; b, PMBG19#. The optical image and endurance characteristic are displayed for each cell. The endurance lifetime of edge contacted memory cells is $\sim 10^5$ - 10^6 cycles.

Failure analysis: In view of the different endurance lifetime of top and edge contacted memory cells, their optical images before and after device failure is compared for top contacted (MBG12#) and edge contacted (PMBG1#). As shown in **Figure S16-3**, apparent flake damage was observed around the contact region in top contacted memory cell MBG12# (**Figure S16-3b**). This is understood as a result of the high defect density under contact affected area (CA), which under strong electric field would migrate and lead to locally focused electric field that deteriorate tunneling dielectric layer.¹³ In comparison, we observed no visible damage in memory cell PMBG1# (**Figure S16-3e**), because of well suppressed defects at the contact area.




Figure S16-3. Failure analysis of devices. Comparison of the optical images before and after device failure for top contacted (a, b for MBG12#) and edge contacted (d, e for PMBG1#) memory cells. c, f are the schematic diagrams illustrating the failure scheme for top contacted and edge contacted devices by dielectric breakdown of hBN layer, respectively.

Robust retention characteristic of edge contacted memory cell after endurance

Flash memory cells are prone to degrade under stress effect, which is known to induce defects and charge trapping in dielectric layer, thereby changing the tunneling efficiency and also increase the leakage current that influences both the operation speed and retention. In our case, the memory cell exhibits asymmetric P/E efficiency, which are likely to cause over-program if identical amplitude is chosen for both program and erase. As indicated in **Figure S16-4a(i)-(iii)**, after repeated cycling with P/E pulses of identical 15 V amplitude, the resulted state-0 tend to drift to higher conductance. It is worth noting that the stress effect can be relived after a while, and we attribute the state drift to positive charge trapping in hBN layer that can be gradually released when the memory cell is in idle state.

To avoid significant stress from program operation, we chose to reduce the amplitude of applied P/E pulse while keeping a ON/OFF ratio $>10^5$ and ultrafast speed (10/100 ns for P/E). As indicated in **Figure S16-4a(iv)**, stable ON/OFF state is obtained before abrupt failure of the memory. From the experiment, we found that after 233 k cycles, the memory still manifested excellent retention characteristics even under temperature acceleration, as indicated in **Figure S16-4b**.




Figure S16-4. Endurance performance of memory cell PMBG1#. **a**, The endurance performance under different P/E pulse conditions. The device failed after more than 330k cycles. **b**, The retention

characteristic of PMBG1# after 233 k P/E cycles. The readout current at state-0 and state-1 displays excellent stability at RT, 85, 110 and 130 °C.

S17. Post-cycling data retention at different field temperature




Figure S17. Post-cycling data retention at different temperature. **a**, The endurance cycling test of the edge contacted flash memory device PMBG17#. **b**, **c**, Data retention test base on V_{th} at 85 °C and 125 °C after 10^4 and 10^5 P/E cycles, respectively. The estimation of retention lifetime using extrapolation method is marked for each temperature conditions.

S18. The evaluation of the electric field dependent time to breakdown for memory cell




Figure S18. Comparison of the electric field dependent time- to- breakdown for memory cells with edge contact and top contact. **a**, The detail pulse sequence of the test procedure. **b**, Schematic of the test structure and bias condition for two type pulse condition. **c**, Pulse sequence in the test for positive and negative voltage stress. **c**, The time to breakdown versus E_{BN} data for the two type contact configurations. Open marker represent that the device passes pulse stress, while the filled dot represent device breaks during the test. The hollow dot represent device could accept this pulse stress condition while the solid dot represent device is breakdown.

S19. Realization of Quadruple-Level Cell (QLC)




Figure S19. The realization of Quadruple-Level Cell in the edge contacted flash memory cell (PMBG1#). The memory cell is set to the high conductive state by applying a negative V_{CG} pulse (-15 V, 10 ns). And other states are achieved by sequentially applying V_{CG} pulse of identical amplitude and width (12 V, 10 ns).

Table S1. State of art performance of 2D flash memory compared to silicon flash.

	Functional layer	Voltage	Speed	Retention	Endurance (SLC)	Endurance (MLC)
2D flash memory	1T-2H-MoS ₂ /hBN/Gr (This work)	±15 V	100 ns	>10 ⁴ s (>10 year by acceleration, 85 °C)	>10 ⁶	> 8x10 ⁴
	WSe ₂ /hBN/HfO ₂ /Al ₂ O ₃ ¹⁴	±30 V	50 ns	>10 ³ s (>10 year by acceleration, 150 °C)	>10 ⁶	N. A.
	MoS ₂ /hBN/Gr ¹⁵	±30 V	20 ns	>10 ⁵ s (>10 year by acceleration, 85 °C)	>1390	N. A.
	InSe/hBN/Gr ³	-20.8 V +20.2 V	21 ns	>10 ³ s (>10 year by extrapolation)	>2000	N. A.
	MoS ₂ /hBN/Gr ¹⁶	±15 V	100 µs	>1400 s (>10 year with extrapolation)	>100	N. A.
	MoS ₂ /hBN/Au ¹⁷	±5 V	100 ms	>10 ⁵ s (>10 year by extrapolation)	>10 ⁵	N. A.
	MoS ₂ /HfO ₂ /Gr ¹⁸	±15 V	100 ms	>2000 s (>10 year by extrapolation)	>120	N. A.
	BP/Al ₂ O ₃ /Al ₂ O ₃ ¹⁹	±20 V	100 ms	>10 ³ s (2x10 ⁷ by extrapolation)	>100	N. A.
	MoS ₂ /hBN/BP ²⁰	±20 V	300 ms	>10 ³ s	>50	N. A.
Silicon flash memory	HfO ₂ /Si ₃ N ₄ stacked trapping layer Flash ²¹	±15 V	20 µs 200 µs	>10 ⁴ s (85 °C)	>10 ⁵	N. A.
	Metal floating-gate with SiO ₂ /HfO ₂ dual-layer tunneling barrier ²²	±12 V	10 ms 1 ms	>10 ⁴ s (25 °C)	>10 ⁴	N. A.
	SONNOS (Si/SiO ₂ /double stacked Si ₃ N ₄) ²³	-16 V +19 V	1 µs	>10 ⁴ s (>10 year by acceleration, 85 °C)	>10 ⁴	N. A.
	SNOncOS (Si/SiO ₂ /Si ₃ N ₄ /Si-NCs/Si ₃ N ₄) ²³	-18 V +17 V	1 µs	>10 ⁴ s (>10 year by acceleration, 85 °C)	>10 ⁴	N. A.
	Si ₃ N ₄ /ZrO trapping layer Flash ²⁴	±14 V	100 ns 100 ms	>3x10 ⁵ s (>10 year by acceleration, 85 °C)	>10 ⁵	N. A.

Table S2. State of art performance of 2D flash memory compared to commercial flash

Memory type		Program time	Erase Time	Endurance	Ref.
NAND	MPN: MT29F2G08AABWP ²⁵	300 μ s	2 ms	10^5	24
	MPN: MT29F16G08ABACA ²⁶	350 μ s	1.5 ms	6×10^4	25
	MPN: MT29F2G08A ²⁷	220 μ s	500 μ s	10^5	26
NOR	MPN: TE28F128J3 ²⁷	128 μ s	1 s	10^5	26
	MPN: MT25QU256ABA ²⁸	120 μ s	150 ms	10^5	27
	MPN: N25Q256A ²⁹	500 μ s	250 ms	10^5	28
Serial Flash Embedded Memory	MPN: M25P128 ³⁰	500 μ s	500 μ s	10^5	29
2D Flash	1T-2H-MoS ₂ /hBN/Gr	10 ns	100 ns	3×10^6	This work

**MPN: Manufacturer Product Number*

References

1. Li, X.-X. et al. Gate-controlled reversible rectifying behaviour in tunnel contacted atomically-thin MoS₂ transistor. *Nat. Commun.* **8**, 970 (2017).
2. Liu, C. et al. A semi-floating gate memory based on van der Waals heterostructures for quasi-non-volatile applications. *Nat. Nanotechnol.* **13**, 404-410 (2018).
3. Wu, L. et al. Atomically sharp interface enabled ultrahigh-speed non-volatile memory devices. *Nat. Nanotechnol.* **16**, 882-887 (2021).
4. Chen, X. et al. Probing the electron states and metal-insulator transition mechanisms in molybdenum disulphide vertical heterostructures. *Nat. Commun.* **6**, 6088 (2015).
5. Zhao, P. et al. Evaluation of border traps and interface traps in HfO₂ /MoS₂ gate stacks by capacitance–voltage analysis. *2D Mater.* **5**, 031002 (2018).
6. McCreary, K. M., Hanbicki, A. T., Sivaram, S. V., & Jonker, B. T. A- and B-exciton photoluminescence intensity ratio as a measure of sample quality for transition metal dichalcogenide monolayers. *APL Mater.* **6**, 111106 (2018).
7. Shen, T. et al. High mobility monolayer MoS₂ transistors and its charge transport behaviour under E-beam irradiation. *J. Mater. Sci.* **56**, 5307-5308 (2021).
8. Liu, L. et al. Transferred van der Waals metal electrodes for sub-1-nm MoS₂ vertical transistors. *Nat. Electron.* **4**, 342-347 (2021).
9. Liu, Y. et al. Approaching the Schottky–Mott limit in van der Waals metal–semiconductor junctions. *Nature* **557**, 696-700 (2018).
10. Das, S., Chen, H.-Y., Penumatcha, A. V., & Appenzeller, J. High performance multilayer MoS₂ transistors with scandium contacts. *Nano Lett.* **13**, 100-105 (2013).
11. Salvo, B. D. et al. Experimental and theoretical investigation of nonvolatile memory data-retention. *IEEE Trans. Electron Devices* **46**, 1518-1524 (1999).
12. Janai, M. Data retention, endurance and acceleration factors of NROM devices. In *2003 41st Annual Proceedings: International Reliability Physics Symposium (IRPS)*, 502-505 (IEEE, 2003).
13. Park, H. et al. Impact of SiO₂/Si interface micro-roughness on SILC distribution and dielectric breakdown: a comparative study with atomically flattened devices. In *2017 IEEE International Reliability Physics Symposium (IRPS)* (IEEE, 2017).
14. Huang, X. et al. An ultrafast bipolar flash memory for self-activated in-memory computing. *Nat. Nanotechnol.* **18**, 486-492 (2023).
15. Liu, L. et al. Ultrafast non-volatile flash memory based on van der Waals heterostructures. *Nat. Nanotechnol.* **16**, 874-881 (2021).
16. Sup Choi, M. et al. Controlled charge trapping by molybdenum disulphide and graphene in ultrathin heterostructured memory devices. *Nat. Commun.* **4**, 1624 (2013).
17. Wang, S. P. et al. New floating gate memory with excellent retention characteristics. *Adv. Electron. Mater.* **5**, 1800726 (2019).

18. Bertolazzi, S., Krasnozhon, D., & Kis, A. Nonvolatile memory cells based on MoS₂/graphene heterostructures. *ACS Nano* **7**, 3246-3252 (2013).
19. Tian, H. et al. A dynamically reconfigurable ambipolar black phosphorus memory device. *ACS Nano* **10**, 10428-10435 (2016).
20. Li, D. et al. Nonvolatile floating-gate memories based on stacked black phosphorus-boron nitride-MoS₂ heterostructures. *Adv. Funct. Mater.* **25**, 7360-7365 (2015).
21. Chen, C., Chang-Liao, K., Wu, K., & Wang, T. Improved erasing speed in junctionless flash memory device by HfO₂/Si₃N₄ stacked trapping layer. *IEEE Electron Device Lett.* **34**, 993-995 (2013).
22. Chen, G. et al. Metal floating gate memory device with SiO₂/HfO₂ dual-layer as engineered tunneling barrier. *IEEE Electron Device Lett.* **35**, 744-746 (2014).
23. Lin, Y. et al. Comparison with nitride interface defects and nanocrystals for charge trapping layer nanowire gate-all-around nonvolatile memory performance. *IEEE Trans. Electron Devices* **65**, 493-498 (2018).
24. Fang, H. K. et al. Operation characteristics of gate-all-around junctionless flash memory devices with Si₃N₄/ZrO₂-based stacked trapping layer. *IEEE Trans. Electron Devices* **67**, 3626-3631 (2020).
25. Micron Technology, Inc. *2, 4, 8Gb: x8/x16 Multiplexed NAND Flash Memory Features*. (2004). (Data Sheet NO. 09005aef81590bdd) Retrieved from Micron Technology, Inc. website: <https://www.micron.com/>.
26. Micron Technology, Inc. *16Gb, 32Gb, 64Gb Asynchronous/Synchronous NAND Features*. (2010). (Data Sheet NO. 09005aef844588dc) Retrieved from Micron Technology, Inc. website: <https://www.micron.com/>.
27. Micron Technology, Inc. *NAND Flash 101 Introduction*. (2006). (Technical Note NO. TN-29-19) Retrieved from Micron Technology, Inc. website: <https://www.micron.com/>.
28. Micron Technology, Inc. *256Mb, 1.8V Multiple I/O Serial Flash Memory Features*. (2014). (Data Sheet NO. CCMTD-1725822587-3458) Retrieved from Micron Technology, Inc. website: <https://www.micron.com/>.
29. Micron Technology, Inc. *3V, 256Mb: Multiple I/O Serial Flash Memory Features*. (2011). (Data Sheet NO. 09005aef84566603) Retrieved from Micron Technology, Inc. website: <https://www.micron.com/>.
30. Micron Technology, Inc. *M25P128 Serial Flash Embedded Memory Features*. (2016). (Data Sheet NO. CCMTD-1718347970-10412) Retrieved from Micron Technology, Inc. website: <https://www.micron.com/>.