

Supplementary

Stanley Cheung, Bassem Tossoun, Yuan Yuan, Yiwei Peng, Yingtao Hu, Geza Kurczveil, Di Liang, and Raymond G. Beausoleil

Hewlett Packard Enterprise, Large-Scale Integrated Photonics Lab, Milpitas, CA. 95035, USA

*stanley.cheung@hpe.com

Supplementary Note 1:

Electro-optical simulations and design

A 2-D electrical solver (SILVACO ATLAS ⁷) was used to study the non-volatile electrical behavior of the III-V/Si memristor structure. This modeling software has been used successfully in other theoretical optical non-volatile structures^{8,9}. The program numerically solves the Poisson, charge continuity equations, drift-diffusion transport, and quantum tunneling mechanisms. The models involved include Fermi-Dirac statistics, Shockley-Read-Hall recombination, quantum tunneling that includes direct and Fowler-Nordheim ⁷. The semiconductor material parameters used for optical and electronic TCAD simulations are listed in Table 1.

Table 1: Material parameters used in electro-optical simulations

Material	E_g (eV)	χ (eV)	VBO (eV)	CBO (eV)	n	N_{TC} (cm ⁻³)	ϕ_d (eV)
Al ₂ O ₃	7.0 ¹⁰	1.5 ¹¹⁻¹³	3.2 ¹⁰	2.7 ¹⁰	1.75	-	-
HfO ₂	5.7 ¹⁰	2.5 ¹⁰	2.7 ¹⁰	1.9 ¹⁰	1.9	10 ¹⁹ - 10 ²⁰ ^{9,14,15}	2.0 ¹⁶⁻¹⁹
SiO ₂	8.9 ¹⁰	1.3 ¹⁰	4.5 ¹⁰	3.3 ¹⁰	1.44	-	-
Si	1.1 ¹⁰	4.1 ¹⁰	-	-	3.507 ²⁰	-	-
GaAs	1.43 ⁷	4.07 ⁷	-	-	3.406 ²⁰	-	-

E_g : Energy gap, χ : electron affinity, n: refractive index (at $\lambda = 1310$ nm), VBO: valance band offset, CBO: conduction band offset, N_{TC} : trap density, ϕ_d : electron trap level

Once the structure is built with the appropriately assigned models and trapped charge density, the band diagrams, C-V curves, and electron/hole concentrations are simulated for various biases. The spatial profiles of the change in electron/hole concentrations ($\Delta P(x,y)$ and $\Delta N(x,y)$) are then exported and used to calculate a spatial refractive index change $\Delta n(x,y)$ by the following equation ^{21,22}:

$$\Delta n(x,y) = -6.2 \times 10^{-22} \Delta N(x,y) - 6.0 \times 10^{-18} \Delta P(x,y) \quad (1)$$

This equation is valid for a wavelength $\lambda = 1310$ nm and is used throughout the manuscript. Next, this spatial refractive index change $\Delta n(x,y)$ is exported into a 2D-FDE optical mode solver (Lumerical) and the non-volatile change in effective index ($\Delta n_{eff,non-volatile}$) is calculated. This change can then be used to calculate non-volatile phase shifts on photonic devices such as ring resonators, Mach-Zehnder interferometers, filters, etc. The figure below illustrates the simulation procedure:




Fig. 1. Flowchart of electro-optical simulation procedure for III-V/Si memristor structure




Fig. 2. Electron and hole concentrations for various QTC after set process ($0 \rightarrow -15 \rightarrow 0 \text{ V}$) and (b) non-volatile group index change $\Delta n_{g, \text{non-volatile}}$ vs. Q_{TC} .

Post-fabrication phase error correction

An alternative use of the non-volatile III-V/Si memristor cell is the role it can play in post-fabrication trimming or permanent phase error correction without consuming static electrical power. Inherent to the high index contrast of the silicon photonic material system, phase sensitive devices such as arrayed waveguide gratings (AWGs), lattice filters, and (de-)interleavers are sensitive to phase errors and are dependent on waveguide width, thickness, and refractive index non-homogeneity. In this case, the ability to use non-volatile phase tuning to correct the aforementioned errors is essential to minimizing power consumption. Changes in resonant the resonant wavelength can be described by the following equation ⁴:

$$\Delta\lambda_0 = \left(\lambda_0 / n_g\right) \sqrt{\left(dn_{eff} / dw \cdot \Delta w\right)^2 + \left(dn_{eff} / dt \cdot \Delta t\right)^2} \quad (12)$$

$\lambda_0, n_{eff}, n_g, \Delta w$, and Δt are the free-space wavelength, effective index, group index, width variation, and thickness variation respectively. Along with the group index $n_g = n_{eff} - \lambda_0 \cdot dn_{eff} / d\lambda$, the resonant wavelength variation for each dimension can be calculated as: $\Delta\lambda_0 / \Delta w = (\lambda_0 / n_g)(dn_{eff} / dw)$ and $\Delta\lambda_0 / \Delta t = (\lambda_0 / n_g)(dn_{eff} / dt)$. The effective index and group index as a function of width and thickness are plotted in Fig. 3a – b. It can be seen that both values increase as waveguide dimensions increase because of increased modal confinement. Fig. 3c – d illustrates width sensitivity (dn_{eff}/dw) and thickness sensitivity (dn_{eff}/dt). Throughout the paper, single-mode III-V/Si memristor waveguides are used and have design dimensions of height = 300 nm, width = 500nm, etch depth = 170nm, and GaAs thickness of 150 nm, thus resulting in effective index variations of $dn_{eff}/dw = 5.80 \times 10^{-4} / \text{nm}$ and $dn_{eff}/dt = -4.44 \times 10^{-5} / \text{nm}$. Typically, the most critical parameter in controlling phase errors is the starting SOI wafer thickness uniformity.




Fig. 3 III-V/Si memristor optical mode calculations for (a) effective index (n_{eff}), (b) group index (n_g), (c) effective index change vs. waveguide width (dn_{eff}/dw), (d) effective index change vs. waveguide thickness (dn_{eff}/dt), (e) wavelength shift ($\Delta\lambda_0/dw$) vs. waveguide width, (f) wavelength shift vs. waveguide thickness ($\Delta\lambda_0/dt$).

However, for the III-V/Si case, the GaAs thickness reduces this SOI thickness sensitivity significantly, and as a result, width variations play a larger role in phase errors by an order of magnitude. The wavelength shift variation are $\Delta\lambda_0/dw = 0.2457$ nm/nm and $\Delta\lambda_0/dt = -0.0187$ nm/nm as shown in Fig. 3e – f. The use of wider waveguides can significantly reduce $\Delta\lambda_0/dw$ by another order of magnitude, however, the TE₀₁ mode starts to appear at a width of 600 nm as seen in Fig. 3b. We believe, the III-V/Si CTM waveguide dimensions used throughout this paper offers the best design trade-off in terms of low dn_{eff}/dw and dn_{eff}/dt while maintaining single-mode operation. If we assume a charge trap concentration of $Q_{\text{TC}} > 9 \times 10^{19} \text{ cm}^{-3}$, which corresponds to a $\Delta n_{\text{eff}}^{\text{III-V/Si}} = 1.60 \times 10^{-3}$, the III-V/Si optical memristor may be capable of correcting a couple nm of variation in waveguide width and height.

Supplementary Note 2: Fabrication

In-house device fabrications starts with a 100 mm SOI wafer which consists of a 350 nm thick top silicon layer and a 2 μm buried oxide (BOX) layer. The top silicon is thinned down to 300 nm by thermal oxidation and buffered hydrofluoric (HF) acid etching, thus leaving a clean silicon surface. Silicon waveguides are defined by a deep-UV (248 nm) lithography stepper and boron is implanted to create p++ silicon contacts. Grating couplers, silicon rib waveguides, and vertical out-gassing channels (VOCs) are respectively patterned using the same deep-UV stepper and then subsequently etched 170 nm with Cl_2 -based gas chemistry. Next, the silicon wafer goes through a Piranha clean followed by buffered hydrofluoric (HF)

acid etching to remove any hard masks. Next, an oxygen plasma clean is performed followed by a SC1 and SC2 clean. The III-V wafer goes through a solvent clean consisting of acetone, methanol, and IPA, followed by oxygen plasma cleaning and a $\text{NH}_4\text{OH}:\text{H}_2\text{O}$ (1:10) dip for 1 minute. Next a dielectric of Al_2O_3 is deposited onto both GaAs and Si wafers via atomic layer deposition (ALD) by using 5 cycles of trimethylaluminum (TMA) + H_2O with a target thickness of 0.5 nm on each side. All ALD deposition temperatures are performed at 300 °C. Next, a thickness target of 3 nm HfO_2 is deposited on each sample via 30 cycles of tetrakis (ethylmethylamino) hafnium (TEMAH) + H_2O . Finally, a thickness target of 1 nm Al_2O_3 is deposited on each sample via 10 cycles of TMA + H_2O . The two samples are then mated manually at room temperature and then wafer-bonded under pressure for 250 °C (2 hour ramp) for a total of 15 hours. After wafer-bonding, the backside of the III-V is mechanically lapped until ~ 100 μm of III-V is left. An $\text{Al}_{0.20}\text{Ga}_{0.80}\text{As}$ etch stop layer allows selective removal of the remaining GaAs substrate via wet etching ($\text{H}_2\text{O}_2:\text{NH}_4\text{OH}$ (30:1)). The $\text{Al}_{0.20}\text{Ga}_{0.80}\text{As}$ is finally removed in buffered hydrofluoric acid (BHF), thus leaving a 150 nm-thick n-GaAs thin film on top of the SOI substrate. A combination of Ge/Au/Ni/Au/Pd/Ti (400/400/240/4000/200/200 Å) is deposited onto the n-GaAs as an n-contact layer. Next, the III-V film is defined and dry etched for device regions that require the use of phase tuning. Metal contact with the p-Si consists of Ni/Ge/Au/Ni/Au/Ti (50/300/300/200/5000/200 Å). Next, a plasma enhanced chemical vapor deposition (PECVD) SiO_2 cladding is deposited and the vias are defined and etched. Finally, Ti/Au metal probe pads are defined to make contact with n-GaAs and p-Si layers. The relevant fabricated devices can be seen in Fig. 5a-b.




Fig. 4 Fabrication flow of heterogeneous III-V/Si photonic memristor devices.




Fig. 5. Microscope images of fabricated III-V/Si photonic memristor devices (a) MZI, and (b) 1-RAMZI filter. (c) Schematic of 2-D cross-section. (d) - (e) SEM image of cross-section.

Supplementary Note 3: Transmission electron microscope (TEM) measurements of initial, set, and reset states.

We performed high resolution transmission electron microscope (HRTEM) imaging of initial, set, and reset states as shown in *Fig. 6a-c* respectively. Each image is a separate sample that was biased and subsequently imaged. There does not appear to be any visual evidence of dielectric breakdown in the n-GaAs/Al₂O₃/HfO₂/Al₂O₃/HfO₂/ Al₂O₃/Si memristor structure. There are contrast differences and may indicate variability in sample preparation as well as imaging settings. The electron dispersive spectroscopy (EDS) line scans below the TEM images also indicate minimal atomic/interfacial changes. *Fig. 7a-c* shows the 2D atomic composition mapping for each respective state. *Fig. 8a-c* shows the quantitative 2D strain mapping of the oxide/Si interface for each respective state. It is observed that the set state has more stain locations compared to the initial and reset states.




Fig. 6 TEM imaging and EDS line scan of n-GaAs/Al₂O₃/HfO₂/Al₂O₃/HfO₂/Al₂O₃/Si memristor structure in (a) initial state (0 V), (b) set state (-15 V), and (c) reset state (+ 5 V).




Fig. 7. 2D atomic composition mapping for (a) initial state (0 V), (b) set state (-15 V), and (c) reset state (+ 5 V).




Fig. 8. 2D strain mapping via geometrical phase analysis (GPA) for (a) initial state (0 V), (b) set state (-15 V), and (c) reset state (+ 5 V).

Supplementary Note 4: High speed S_{21} measurements for multiple non-volatile states.




Fig. 9. (a) Optical spectrum of 6 non-volatile set-states, (b) corresponding wavelength shifts, (c) small-signal S_{21} measurement for each set state ($f_{3dB} \sim 1.9$ GHz) and an eye-diagram at 4 Gbps, and (d) extracted FSR for each state.

Supplementary Note 5: An extreme case of phase shift tuning $> 4\pi$

Here is one particular device that exhibited a phase shift $\Delta\phi > 4\pi$. This corresponds to a III-V/Si group index change of $\Delta n_g^{\text{III-V/Si}} = 13.7 \times 10^{-3}$ determined by the method mentioned in the main text. The same voltage cycling is performed ($0 \rightarrow -21 \rightarrow 0 \rightarrow 15 \rightarrow 0$ V) and an electrical and resistive hysteresis is observed in Fig. 10a – b respectively. Applying a bias from 0 to -21 V results in a non-volatile wavelength shift of $\Delta\lambda_{\text{non-volatile}} \sim 40$ nm wavelength shift with near negligible optical losses (Fig. 10c). Ramping back down from -21 to 0 V does not shift the optical response back to the original state (Fig. 10d) and has a non-volatile wavelength stability of $\sim \pm 0.2$ nm (35 GHz). This indicates a non-volatile phase shift of $\Delta\phi > 4\pi$, at essentially 0 power consumption (recorded current = 10.4 pA at 0 V).




Fig. 10. (a) Measured I-V hysteresis indicating non-volatile memristive set/reset states. (b) Corresponding resistance indicating regions of high-resistance-states (HRS) and low-resistance-states (LRS). Measured optical spectrum for (c) “set” (0 to -21 V), (d) turning off “set” (-21 to 0 V), (e) “reset” (0 to 15 V), and (f) turning off “reset” (15 to 0 V). (g) Tracked resonance vs. voltage, (h) spectral evolution vs. voltage.

References

1. Ohno, S. *et al.* Taper-Less III-V/Si Hybrid MOS Optical Phase Shifter using Ultrathin InP Membrane. in *2020 Optical Fiber Communications Conference and Exhibition (OFC)* 1–3 (2020).
2. Ohno, S. *et al.* Taperless Si hybrid optical phase shifter based on a metal-oxide-semiconductor capacitor using an ultrathin InP membrane. 11.
3. Takenaka, M. *et al.* III–V/Si Hybrid MOS Optical Phase Shifter for Si Photonic Integrated Circuits. *J. Lightwave Technol.* **37**, 1474–1483 (2019).
4. Cheung, S. *et al.* Ultra-Power Efficient Heterogeneous III-V/Si De-Interleavers for DWDM Optical Links. in 1–2 (2021). doi:10.1109/GFP51802.2021.9673963.
5. Hiraki, T. *et al.* Heterogeneously integrated III–V/Si MOS capacitor Mach–Zehnder modulator. *Nature Photon* **11**, 482–485 (2017).
6. Hiraki, T. *et al.* Ultrahigh efficiency III-V on Si MOS capacitor optical modulator. in *Silicon Photonics: From Fundamental Research to Manufacturing* (eds. Baets, R. G., O’Brien, P. & Vivien, L.) 19 (SPIE, 2018). doi:10.1117/12.2312315.
7. Atlas User Manual. (2022).
8. Barrios, C. A. & Lipson, M. Silicon Photonic Read-Only Memory. *JOURNAL OF LIGHTWAVE TECHNOLOGY* **24**, 8 (2006).
9. Olivares, I., Parra, J. & Sanchis, P. Non-Volatile Photonic Memory Based on a SAHAS Configuration. *IEEE Photonics Journal* **13**, 9 (2021).
10. Bersch, E., Rangan, S., Bartynski, R. A., Garfunkel, E. & Vescovo, E. Band offsets of ultrathin high- κ oxide films with Si. *Phys. Rev. B* **78**, 085114 (2008).
11. Robertson, J. & Falabretti, B. Band offsets of high K gate oxides on III-V semiconductors. *J. Appl. Phys.* (2014).
12. Feng, Q., Yan, F., Luo, W. & Wang, K. Charge Trap Memory Based on Few-Layered Black Phosphorus.
13. Zhang, Q. *et al.* Band offset and electron affinity of MBE-grown SnSe₂. *Appl. Phys. Lett.* (2018).
14. Spassov, D. *et al.* Charge Storage and Reliability Characteristics of Nonvolatile Memory Capacitors with HfO₂/Al₂O₃-Based Charge Trapping Layers. 15 (2022).
15. Xiong, H. D. *et al.* Characterization of electrically active defects in high-k gate dielectrics by using low frequency noise and charge pumping measurements. *Microelectronic Engineering* (2007).
16. She, M. Semiconductor Flash Memory Scaling. 133.
17. You, H.-C. *et al.* SONOS-Type Flash Memory Using an HfO₂ as a Charge Trapping Layer Deposited by the Sol–Gel Spin-Coating Method. 3.
18. Zhang, Y. *et al.* Defect states and charge trapping characteristics of HfO₂ films for high performance nonvolatile memory applications. *Appl. Phys. Lett.* **6** (2014).
19. Cerbu, F. Intrinsic electron traps in atomic-layer deposited HfO₂ insulators. *Appl. Phys. Lett.* (2016).
20. Palik, E. *Handbook of Optical Constants of Solids*. vols 1–5.
21. Chrostowski, L. & Hochberg, M. *Silicon Photonics Design: From Devices to Systems*. (Cambridge: Cambridge University Press, 2015).
22. Reed, T., Mashanovich, G., Gardes, Y. & Thomson, J. Silicon optical modulators. *nature photonics* **4**, (2010).
23. Bogaerts, W. *et al.* Silicon microring resonators. *Laser Photonics Rev.* **27** (2011).
24. Ohno, S., Toprasertpong, K., Takagi, S. & Takenaka, M. Si microring resonator crossbar array for on-chip inference and training of optical neural network. 38.
25. Heyn, P. D. Receivers Based on Silicon Ring Resonators for Multi-Wavelength Optical Interconnects. 270.
26. De Heyn, P. *et al.* Fabrication-Tolerant Four-Channel Wavelength-Division-Multiplexing Filter Based on Collectively Tuned Si Microrings. *J. Lightwave Technol.* **31**, 2785–2792 (2013).

27. Bogaerts, W. & Selvaraja, S. K. Compact Single-Mode Silicon Hybrid Rib/Strip Waveguide With Adiabatic Bends. *IEEE Photonics J.* **3**, 422–432 (2011).