====================================================================
QDI STEP 3 - INTEGRATION VALIDATION REPORT (final, fixed)
====================================================================

1. EXACT PHYSICAL PARAMETERS (V_ds = 1.0 V, T = 300 K)
   I_L (I_OFF) = 2.241 nA
   I_M         = 2.422 nA
   I_H (I_ON)  = 3.140 nA
   I_ON/I_OFF  = 3.140 / 2.241 = 1.4011601963409190
   I_M/I_OFF   = 2.422 / 2.241 = 1.0807675145024540
   P_leak      = I_L * V_ds = 2241.0 pW = 2.241 nW

2. DUAL-RAIL LOGIC & MULLER C-ELEMENT (TH22)
   dr_valid / dr_is_rtz / dr_word_val / dr_encode : OK
   TH22 latch, StorageLatch, RegisterFile        : OK
   CRUCIAL FIX VERIFIED: StorageLatch initializes to
     VALID dual-rail 0 = (0, 1), NOT (0, 0).
   RegisterFile R0..R3 all initialized to valid dual-rail 0.
   Read always returns a stored VALID bit, never RTZ (0, 0).

3. 4-BIT DUAL-RAIL ALU - EXHAUSTIVE TESTS
   16 x 16 x 8 ops = 2048 tests, all PASSED (0 mismatches).
     ADD     : 256 / 256
     AND     : 256 / 256
     OR      : 256 / 256
     XOR     : 256 / 256
     NOT     : 256 / 256
     PASS_A  : 256 / 256
     PASS_B  : 256 / 256
     SUB     : 256 / 256
   Ops: ADD (ripple carry), AND, OR, XOR, NOT, PASS_A, PASS_B, SUB.

4. REGISTER FILE & HANDSHAKE
   64 RegisterFile write/read operations : OK
   64 Handshake 4-phase RTZ transitions  : OK

5. ASSEMBLY PROGRAM (10 instructions)
   Executed without None-operand mismatch or assert crashes.
   step  mnemonic  R(a) R(b) -> R(d) : result
    0    LOADI    R0 R-- -> R0 : 5 (flag=0)
    1    LOADI    R1 R-- -> R1 : 3 (flag=0)
    2    LOADI    R2 R-- -> R2 : 12 (flag=0)
    3    ADD      R0 RR1 -> R3 : 8 (flag=0)
    4    SUB      R0 RR1 -> R3 : 2 (flag=1)
    5    AND      R0 RR2 -> R3 : 4 (flag=0)
    6    OR       R1 RR2 -> R3 : 15 (flag=0)
    7    XOR      R0 RR1 -> R3 : 6 (flag=0)
    8    NOT      R0 R-- -> R3 : 10 (flag=0)
    9    ADD      R3 RR2 -> R3 : 6 (flag=1)
   Expected results [5, 3, 12, 8, 2, 4, 15, 6, 10, 4]: MATCH

6. FREQUENCY & 4-PHASE CYCLE TIMING (realistic molecular model)
   34 molecular stages x 1.0 ns/stage -> T_cycle = 34.0 ns
   Frequency = 1/34 ns = 29.41 MHz = 0.0294 GHz  (< 10 GHz, physical)
   Phase time = 8.5 ns per phase (4-phase RTZ)
   Estimated dynamic power = 0.0029 nW (vs 2.241 nW leakage)

7. MONTE CARLO PVT ANALYSIS (1000 samples)
   Process: N(1.0, 0.10); Voltage: U(0.90, 1.10) V; Temp: U(280, 320) K
   Functional yield = 996 / 1000 = 99.60%
   I_ON/I_OFF: mean 1.5568, min 1.5568, max 1.5568
   Frequency : mean 29.37 MHz, median 29.19 MHz, range [18.68, 41.42] MHz

8. OUTPUT ARTIFACTS
   Figure : /mnt/data/qdi_step3_integration_validation.png (300 DPI)
   Archive: /mnt/data/qdi_step3_integration_data.npz
   Report : /mnt/data/qdi_step3_integration_report.txt

ALL VALIDATIONS PASSED - exit code 0
====================================================================